This chapter describes Peter L. Montgomery's modular multiplication method and the various improvements to reduce the latency for software implementations on devices which have access to many computational units.
Introduction
Modular multiplication is a fundamental arithmetic operation, for instance when computing in a finite field or a finite ring, and forms one of the basic operations underlying almost all currently deployed public-key cryptographic protocols. The efficient computation of modular multiplication is an important research area since optimizations, even ones resulting in a constant-factor speedup, have a direct impact on our day-to-day information security life. In this chapter we review the computational aspects of Peter L. Montgomery's modular multiplication method [55] (known as Montgomery multiplication) from a software perspective (while the next chapter highlights the hardware perspective).
Throughout this chapter we use the terms digit and word interchangeably.
To be more precise, we typically assume that a b-bit non-negative multi-precision integer X is represented by an array of n = b/r computer words as
x i r i (the so-called radix-r representation), where r = 2 w for the word size w of the target computer architecture and 0 ≤ x i < r. Here x i is the i-th word of the integer X.
Let N be the positive modulus consisting of n digits while the input values to the modular multiplication method (A and B) are non-negative integers smaller than N and consist of up to n digits. When computing modular multiplication C = AB mod N, the definitional approach is first to compute the product P = AB. Next, a division is computed to obtain P = NQ + C such that both C and Q are non-negative integers less than N. Knuth studies such algorithms for multi-precision non-negative integers [48, Alg. 4.3.1.D] . Counting word-by-word instructions, the method described by Knuth requires O(n 2 ) multiplications and O(n) divisions when implemented on a computer platform. However, on almost all computer platforms divisions are expensive (relative to the cost of a multiplication). Is it possible to perform modular multiplication without using any division instructions?
If one is allowed to perform some precomputation which only depends on the modulus N, then this question can be answered affirmatively. When computing the division step, the idea is to use only "cheap" divisions and "cheap" modular reductions when computing the modular multiplication in combination with a precomputed constant (the computation of which may require "expensive" divisions). These "cheap" operations are computations which either come for free or at a low cost on computer platforms. Virtually all modern computer architectures internally store and compute on data in binary format using some fixed word-size r = 2 w as above. In practice, this means that all arithmetic operations are implicitly computed modulo 2 w (i.e., for free) and divisions or multiplications by (powers of) 2 can be computed by simply shifting the content of the register which holds this value.
Barrett introduced a modular multiplication approach (known as Barrett multiplication [6] ) using this idea. This approach can be seen as a Newton method which uses a precomputed scaled variant of the modulus' reciprocal in order to use only such "cheap" divisions when computing (estimating and adjusting) the division step. After precomputing a single (multi-precision) value, an implementation of Barrett multiplication does not use any division instructions and requires O(n 2 ) multiplication instructions.
Another and earlier approach based on precomputation is the main topic of this chapter: Montgomery multiplication. This method is the preferred choice in cryptographic applications when the modulus has no "special" form (besides being an odd positive integer) that would allow more efficient modular reduction techniques. See Section 3 on page 11 for applications of Montgomery multiplication in the "special" setting. In practice, Montgomery multiplication is the most efficient method when a generic modulus is used (see e.g., the comparison performed by Bosselaers, Govaerts, and Vandewalle [19] ) and has a very regular structure which speeds up the implementation. Moreover, the structure of the algorithm (especially if its single branch, the notorious conditional "subtraction step", can be avoided, cf. page 9 in Section 2.4) has advantages when guarding against certain types of cryptographic attacks (for more information on differential power analysis attacks see the seminal paper by Kocher, Jaffe, and Jun [51] ). In the next chapter, Montgomery's method is compared with a version of Barrett multiplication in order to be more precise about the computational advantages of the former technique.
As observed by Shand and Vuillemin in [66] , Montgomery multiplication can be seen as a generalization of Hensel's odd division [40] for 2-adic numbers. In this chapter we explain the motivation behind Montgomery arithmetic. More specifically, we show how a change of the residue class representatives used improves the performance of modular multiplication. Next, we summarize some of the proposed modifications to Montgomery multiplication which can further speed up the algorithm in certain settings. Finally, we show how to implement Montgomery arithmetic in software. We especially study how to compute a single Montgomery multiplication concurrently using either vector instructions or when many computational units are available which can compute in parallel.
Montgomery multiplication
Let N be an odd b-bit integer and P a 2b-bit integer such that 0 ≤ P < N 2 . The idea behind Montgomery multiplication is to change the representatives of the residue classes and change the modular multiplication accordingly. More precisely, we are not going to compute P mod N but 2 −b P mod N instead. This explains the requirement that N needs to be odd (otherwise 2 −b mod N does not exist). It turns out that this approach is more efficient (by a constant factor) on computer platforms.
Let us start with a basic example to illustrate the strategy used. A first idea is to reduce the value P one bit at a time and repeat this for b bits such that the result has been reduced from 2b to b bits (as required). This can be achieved without computing any expensive modular divisions by noting that
When P is even, the division by two can be computed with a basic operation on computer architectures: shift the number one position to the right. When P is odd one can not simply compute this division by shifting. A computationally efficient approach to compute this division by two is to make this number P even by adding the odd modulus N, since obviously modulo N this is the same. This allows one to compute 2 −1 P mod N at the cost of (at most) a single addition and a single shift.
Let us compute D < 2N and
Initially set D equal to P and Q equal to zero. We denote by q i the i-th digit when Q is written in binary (radix-2), i.e., Q = b−1 i=0 q i 2 i . Next perform the following two steps b times starting at i = 0 until the last time when i = b − 1:
This procedure gradually builds the desired Q and at the start of every iteration
The process is illustrated in the example below.
For N = 7 (3 bits) and P = 20 < 7 2 we compute D ≡ 2 −3 P mod N. At the start of the algorithm, set D = P = 20 and Q = 0.
Since Q = q 0 2 0 + q 1 2 1 + q 2 2 2 = 4 and P = 20 = 2 k D − NQ = 2 3 · 6 − 7 · 4, we have computed 2 −3 · 20 ≡ 6 mod 7. Input: N, P, such that 0 ≤ P < N 2 . Output:
The approach behind Montgomery multiplication [55] generalizes this idea. Instead of dividing by two at every iteration the idea is to divide by a Montgomery radix R which needs to be coprime to, and should be larger than, N. By precomputing the value
adding a specific multiple of the modulus N to the current value P ensures that
Hence, P + N (Pµ mod R) is divisible by the Montgomery radix R while P does not change modulo N. Let P be the product of two non-negative integers that are both less than N. After applying Equation (1) and dividing by R, the value P (bounded by N 2 ) has been reduced to at most 2N since
(since R was chosen larger than N). This approach is summarized in Algorithm 1: given an integer P bounded by N 2 , it computes PR −1 mod N, bounded by N, without using any "expensive" division instructions when assuming the reductions modulo R and divisions by R can be computed (almost) for free. On most computer platforms, where one chooses R as a power of two, this assumption is indeed true. Equation (2) guarantees that the output is bounded by 2N. Hence, a conditional subtraction needs to be computed at the end of Algorithm 1 to ensure the output is less than N. The process is illustrated in the example below, where P is the product of integers A, B with 0 ≤ A, B < N.
Algorithm 2
The radix-r interleaved Montgomery multiplication algorithm. Compute (AB)R −1 modulo the odd modulus N given the Montgomery radix R = r n and using the precomputed Montgomery constant µ = −N −1 mod r. The modulus N is such that r n−1 ≤ N < r n and r and N are coprime.
q ← µC mod r
5:
C ← (C + Nq)/r 6: end for 7: if C ≥ N then Indeed, 4400 is divisible by R = 100 and we have computed
without using any "difficult" modular divisions. 
then the radix-r interleaved Montgomery multiplication (see also the work by Dussé and Kaliski Jr. in [29] ) ensures the intermediate results never exceed r+2 computer words. This approach is presented in Algorithm 2. Note that this interleaves the naive schoolbook multiplication algorithm with the Montgomery reduction and therefore does not make use of any asymptotically faster multiplication algorithm. The idea is that every iteration divides by the value r (instead of dividing once by R = r n in the "non-interleaved" Montgomery multiplication algorithm). Hence, the value for µ is adjusted accordingly. In [22] , Koç, Acar, and Kaliski Jr. compare different approaches to implementing multiprecision Montgomery multiplication. According to this analysis, the interleaved radix-r approach, referred to as coarsely integrated operand scanning in [22] , performs best in practice.
Using Montgomery arithmetic in practice
As we have seen earlier in this section and in Algorithm 1 on page 4 Montgomery multiplication computes C ≡ PR Converting an integer A to its Montgomery representationÃ = AR mod N can be performed using Montgomery multiplication with the help of the precomputed constant R 2 mod N since
Converting (the result) back from the Montgomery representation to the regular representation is the same as computing a Montgomery multiplication with the integer value one since
As mentioned earlier, due to the overhead of changing representations, Montgomery arithmetic is best when used to replace a sequence of modular multiplications, since this overhead is amortized.
A typical use-case scenario is when computing a modular exponentiation as required in the RSA cryptosystem [63] .
As noted in the original paper [55] (see the quote at the start of this chapter) computing with numbers in Montgomery representation does not affect the modular addition and subtraction algorithms. This can be seen fromÃ
Computing the Montgomery inverse is, however, affected. The Montgomery inverse of a valueÃ in Montgomery representation is A −1 . This is different from computing the inverse ofÃ modulo N sincẽ 
Another approach, which does not require any precomputed constant, is to compute the Montgomery reduction of a Montgomery residueÃ twice before inverting since
Computing the Montgomery constants µ and R

2
In order to use Montgomery multiplication one has to precompute the Montgomery constant µ = −N −1 mod r. This can be computed with, for instance, the extended Euclidean algorithm. A particularly efficient algorithm to compute µ when r is a power of two and N is odd, the typical setting used in cryptology, is given by Dussé and Kaliski Jr. and presented in [29] . This approach is recalled in Algorithm 3.
To show that this approach is correct, it suffices to show that at the start of Algorithm 3 and at the end of every iteration we have Ny i ≡ 1 (mod 2 i ). This can be shown by induction as follows. At the start of the algorithm we set y to one, denote this start setting with y 1 , and the condition holds since Algorithm 3 Compute the Montgomery constant µ = −N −1 mod r for odd values N and r = 2 w as presented by Dussé and Kaliski Jr. in [29] . Input: Odd integer N and r = 2 w for w ≥ 1.
N is odd by assumption. Denote with y i , for 2 ≤ i ≤ w, the value of y in Algorithm 3 at the end of iteration i. When i > 1, our induction hypothesis is that Ny i−1 = 1 + 2 i−1 m for some positive integer m, at the end of iteration i − 1.
We consider two cases
we can simply update y i to y i−1 and the condition holds.
• (m is odd) Since
Hence, after the for loop y w is such that Ny w ≡ 1 mod 2 w and the returned value µ = r − y w ≡ 2 w − N −1 ≡ −N −1 (mod 2 w ) has been computed correctly.
The precomputed constant R 2 mod N is required when converting a residue modulo N from its regular to its Montgomery representation (see Section 2.2 on page 6). When R = r n is a power of two, which in practice is typically the case since r = 2 w , then this precomputed value R 2 mod N can also be computed efficiently. For convenience, assume R = r n = 2 wn and 2 wn−1 ≤ N < 2 wn (but this approach can easily be adapted when N is smaller than 2 wn−1 ). Commence by setting the initial c 0 = 2 wn−1 < N. Next, start at i = 1 and compute c i ≡ c i−1 + c i−1 mod N and increase i until i = wn + 1. The final value
as required and can be computed with wn + 1 modular additions.
On the final conditional subtraction
It is possible to alter or even completely remove the conditional subtraction from lines 3-4 in Algorithm 1 on page 4. This is often motivated by either performance considerations or turning the (software) implementation into straight-line code that requires no conditional branches. This is one of the basic requirements for cryptographic implementations which need to protect themselves against a variety of (simple) side-channel attacks as introduced by Kocher, Jaffe, and Jun [51] (those attacks which use physical information, such as elapsed time, obtained when executing an implementation, to deduce information about the secret key material used). Ensuring constant running-time is a first step in achieving this goal. In order to change or remove this final conditional subtraction the general idea is to bound the input and output of the Montgomery multiplication in such a way that they can be re-used in a subsequent Montgomery multiplication computation. This means using a redundant representation, in which the representation of the residues used is not unique and can be larger than N.
Subtraction-less Montgomery multiplication
The conditional subtraction can be omitted when the size of the modulus N is appropriately selected with respect to the Montgomery radix R. (This is a result presented by Shand and Vuillemin in [66] but see also the sequence of papers by Walter, Hachez, and Quisquater [77, 36, 78] .) The idea is to select the modulus N such that 4N < R and to use a redundant representation for the input and output values of the algorithm. More specifically, we assume A, B ∈ Z/2NZ (residues modulo 2N), where 0 ≤ A, B < 2N, since then the outputs of Algorithm 1 on page 4 and Algorithm 2 on page 5 are bounded by
Hence, the result can be reused as input to the same Montgomery multiplication algorithm. This avoids the need for the conditional subtraction except in a final correction step (after having computed a sequence of Montgomery multiplications) where one reduces the value to a unique representation with a single conditional subtraction.
In practice, this might reduce the number of arithmetic operations whenever the modulus can be chosen beforehand and, moreover, simplifies the code. However, in the popular use-cases in cryptography, e.g., in the setting of computing modular exponentiations when using schemes based on RSA [63] where the bit-length of the modulus must be a power of two due to compliance with cryptographic standards, the condition 4N < R results in a Montgomery-radix R which is represented using one additional computer word (compared to the number of words needed to represent the modulus N). Hence, in this setting, such a multi-precision implementation without a conditional subtraction needs one more iteration (when using the interleaved Montgomery multiplication algorithm) to compute the result compared to a version which computes the conditional subtraction.
Montgomery multiplication with a simpler final comparison
Another approach is not to remove the subtraction but make this operation computationally cheaper. See the analysis by Walter and Thompson in [79, Section 2.2] which is introduced again by Pu and Zhao in [62] . In practice, the Montgomery-radix R = r n is often chosen as a multiple of the wordsize of the computer architecture used (e.g., r = 2 w for w ∈ {8, 16, 32, 64}). The idea is to reduce the output of the Montgomery multiplication to {0, 1, . . . , R − 1}. instead of to the smaller range {0, 1, . . . , N − 1}. Just as above, this is a redundant representation but working with residues from Z/RZ. This representation does not need more computer words to represent the result and therefore does not increase the number of iterations one needs to compute; something which might be the case when the Montgomery radix is increased to remove the conditional subtraction. Computing the comparison if an integer x = n i=0 x i r i is at least R = r n can be done efficiently by verifying if the most significant word x n is non-zero. This is significantly more efficient compared with computing a full multi-precision comparison.
This approach is correct since if the input values A and B are bounded by R then the output of the Montgomery multiplication, before the conditional subtraction, is bounded by
Subtracting N whenever the result is at least R ensures that the output is also less than R. 
Montgomery multiplication in F 2 k
The idea behind Montgomery multiplication carries over to finite fields of cardinality 2 k as well. Such finite fields are known as binary fields or characteristic-two finite fields. The application of Montgomery multiplication to this setting is outlined by Koç and Acar in [50] . Let n(x) be an irreducible polynomial of degree k. Then an element a(x) ∈ F 2 k F 2 [x]/(n(x)) can be represented in the polynomial-basis representation by a polynomial of degree at most k − 1
The equivalent of the Montgomery-radix is the polynomial r(x) ∈ F 2 [x]/(n(x)) which in practice is chosen as r(x) = x k . Since n(x) is irreducible this ensures that the inverse r −1 (x) mod n(x) exists and the Montgomery multiplication
and their product p(x) = a(x)b(x) of degree at most 2(k − 1). Computing the Montgomery reduction p(x)r −1 (x) mod n(x) of p(x) can be done using the same steps as presented in Algorithm 1 on page 4 given the precomputed Montgomery constant µ(x) = −n(x) −1 mod r(x). Hence, one computes
Note that the final conditional subtraction step is not required since
(because r(x) is a degree k polynomial). A large characteristic version of this approach using the interleaved Montgomery multiplication for finite fields of large prime characteristic from Section 2.1 on page 6, works here as well.
Using primes of a special form
In some settings in cryptography, most notably in elliptic curve cryptography (introduced independently by Miller and Koblitz in [54, 49] ), the (prime) modulus can be chosen freely and is fixed for a large number of modular arithmetic operations. In order to gain a constant factor speedup when computing the modular multiplication, Solinas suggested [68] a specific set of special primes which were subsequently included in the FIPS 186 standard [75] used in public-key cryptography. More recently, prime moduli of the form 2 s ± δ have gained popularity where s, δ ∈ Z >0 and δ < 2 s such that δ is a (very) small integer. More precisely, the constant δ is small compared to the typical word-size of computer architectures used (e.g., less than 2 32 ) and often is chosen as the smallest integer such that one of 2 s ± δ is prime. One should be aware that the usage of such primes of a special form not only accelerates the cryptographic implementations, the cryptanalytic methods benefit as well. See, for instance, the work by this chapter's authors, Kleinjung, and Lenstra related to efficient arithmetic to factor Mersenne numbers (numbers of the form 2 M − 1) in [15] . An example of one of the primes, suggested by Solinas, is 2 256 − 2 224 + 2 192 + 2 96 − 1 where the exponents are selected to be a multiple of 32 to speed up implementations on 32-bit platforms (but see for instance the work by Käsper how to implement such primes efficiently on 64-bit platforms [45] ). A more recent example proposed by Bernstein [7] is to use the prime 2 255 − 19 to implement efficient modular arithmetic in the setting of elliptic curve cryptography.
Faster modular reduction with primes of a special form
We use the Mersenne prime 2 127 − 1 as an example to illustrate the various modular reduction techniques in this section. Given two integers a and b, such that 0 ≤ a, b < 2 127 − 1, the modular product ab mod 2 127 − 1 can be computed efficiently as follows. (We follow the description given by the first author of this chapter, Costello, Hisil, and Lauter from [10] 
This already ensures that the result 0 ≤ c < 2 128 since
One can then reduce c further using conditional subtractions. Reduction modulo 2 127 −1 can therefore be computed without using any multiplications or expensive divisions by taking advantage of the form of the modulus.
Faster Montgomery reduction with primes of a special form
Along the same lines one can select moduli which speed up the operations when computing Montgomery reduction. Such special moduli have been proposed many times in the literature to reduce the number of arithmetic operations (see for instance the work by Lenstra [52] , Acar and Shumow [1] , Knezevic, Vercauteren, and Verbauwhede [47] , Hamburg [37] , and the first author of this chapter, Costello, Hisil, and Lauter [10, 11] ). They are sometimes referred to as Montgomery-friendly moduli or Montgomery-friendly primes. Techniques to scale an existing modulus such that this scaled modulus has a special shape which reduces the number of arithmetic operations, using the same techniques as for the Montgomery-friendly moduli, are also known and called Montgomery tail tailoring by Hars in [39] . Following the description in the book by Brent and Zimmermann [20] , this can be seen as a form of preconditioning as suggested by Svoboda in [70] in the setting of division. When one is free to select the modulus N beforehand, then the number of arithmetic operations can be reduced if the modulus is selected such that
in the setting of interleaved Montgomery multiplication (as also used by Dixon and Lenstra in [28] ). This ensures that the multiplication by µ can be avoided (since µ = ±1) in every iteration of the interleaved Montgomery multiplication algorithm. This puts a first requirement on the modulus, namely N≡ ∓ 1 mod r. In practice, r = 2 w where w is the word-size of the computer architecture. Hence, this requirement puts a restriction on the least significant word of the modulus (which equals either 1 or −1 ≡ 2 w − 1 mod 2 w ). Combining lines 4 and 5 from the interleaved Montgomery multiplication (Algorithm 2 on page 5) we see that one has to compute C+N(µC mod r) r
. Besides the multiplication by µ one has to compute a multi-word multiplication with the (fixed) modulus N. In the same vein as the techniques from Section 3.1 above, one can require N to have a special shape such that this multiplication can be computed faster in practice. This can be achieved, for instance, when one of the computer words of the modulus is small or has some special shape while the remainder of the digits are zero except for the most significant word (e.g., when µ = 1). Along these lines the first author of this chapter, Costello, Longa, and Naehrig select primes for usage in elliptic curve cryptography where
where α, β, and γ are integers such that γ < 2 β ≤ r. The final requirement on the modulus is to ensure that 4N < R = r n since this avoids the final conditional subtraction (as shown on page 9 in Section 2. proposed by the first author of this chapter, Costello, Longa, and Naehrig in [12] . The approach is illustrated in the example below. Other examples of Montgomery-friendly moduli are given in [32, Table 4 ] based on Chung-Hasan arithmetic [24] .
Let us consider Montgomery reduction modulo 2 127 − 1 on a 64-bit computer architecture (w = 64). This means we have α = 64, β = 63, and γ = 0 in Equation (6) , which needs to be done for each computer word (twice in this setting), can be simplified when using the Montgomery interleaved multiplication algorithm.
Write C = c 2 2 128 + c 1 2 64 + c 0 (see line 3 in Algorithm 2 on page 5) with 0 ≤ c 2 , c 1 , c 0 < 2 64 , then Hence, only two addition and two shift operations are needed in this computation. 
Concurrent computing of Montgomery multiplication
Since the seminal paper by the second author introducing modular multiplication without trial division, people have studied ways to obtain better performance on different computer architectures. Many of these techniques are specifically tailored towards a (family) of platforms motivated by the desire to enhance the practical performance of public-key cryptosystems. One approach focuses on reducing the latency of the Montgomery multiplication operation. This might be achieved by computing the Montgomery product using many computational units in parallel. One example is to use the single instruction, multiple data (SIMD) programming paradigm. In this setting a single vector instruction applies to multiple data elements in parallel. Many modern computer architectures have access to vector instruction set extensions to perform SIMD operations. Example platforms include the popular high-end x86 architecture as well as the embedded ARM platform which can be found in the majority of modern smartphones and tablets. To highlight the potential, Gueron and Krasnov were the first to show in [35] that the computation of Montgomery multiplication on the 256-bit wide vector instruction set AVX2 is faster than the same computation on the classical arithmetic logic unit (ALU) on the x86_64 platform.
In Section 4.1 below we outline the approach by the authors of this chapter, Shumow, and Zaverucha from [17] for computing a single Montgomery multiplication using vector instruction set extensions which support 2-way SIMD operations (i.e., perform the same operation on two data points simultaneously). This approach allows one to split the computation of the interleaved Montgomery multiplication into two parts which can be computed in parallel. Note that in a follow-up work [65] by Seo, Liu, Großschädl, and Choi it is shown how to improve the performance on 2-way SIMD architectures even further. Instead of computing the two multiplications concurrently, as is presented in Section 4.1, they compute every multiplication using 2-way SIMD instructions. By careful schedul-ing of the instructions they manage to significantly reduce the read-after-write dependencies which reduces the number of bubbles (execution delays in the instruction pipeline). This results in a software implementation which outperforms the one presented in [17] . It would be interesting to see if these two approaches (from [17] and [65] ) can be merged on platforms which support efficient 4-way SIMD instructions.
In Section 4.3 on page 21 we show how to compute Montgomery multiplication when integers are represented in a residue number system. This approach can be used to compute Montgomery arithmetic efficiently on highly parallel computer architectures which have hundreds of computational cores or more and when large moduli are used (such as in the RSA cryptosystem).
Related work on concurrent computing of Montgomery multiplication
A parallel software approach describing systolic Montgomery multiplication is described by Dixon and Lenstra in [28] , by Iwamura, Matsumoto, and Imai in [42] , and Walter in [76] . See Chapter 3 for more information about systolic Montgomery multiplication. Another approach is to use the SIMD vector instructions to compute multiple Montgomery multiplications in parallel. This can be useful in applications where many computations need to be processed in parallel such as batch-RSA or cryptanalysis. This approach is studied by Page and Smart in [58] using the SSE2 vector instructions on a Pentium 4 and by the first author of this chapter in [9] on the Cell Broadband Engine (see Section 4.2.1 on page 18 for more details about this platform).
An approach based on Montgomery multiplication which allows one to split the operand into two parts, which can then be processed in parallel, is called bipartite modular multiplication and was introduced by Kaihara and Takagi in [43] . The idea is to use a Montgomery radix R = r αn where α is a rational number such that αn is an integer and 0 < αn < n: hence, the radix R is smaller than the modulus N. For example, one can choose α such that αn = n 2 . In order to compute xyr −αn mod N (where 0 ≤ x, y < N) write y = y 1 r αn + y 0 and compute xy 1 mod N and xy 0 r −αn mod N in parallel using a regular interleaved modular multiplication algorithm (see, e.g., the work by Brickell [21] ) and the interleaved Montgomery multiplication algorithm, respectively. The sum of the two products gives the correct Montgomery product of x and y since (xy 1 mod N) + (xy 0 r −αn mod N) ≡ x(y 1 r αn + y 0 )r −αn ≡ xyr −αn (mod N).
Montgomery multiplication using SIMD extensions
This section is an extended version of the description of the idea presented by this chapter's authors, Shumow, and Zaverucha in [17] where an algorithm is presented to compute the interleaved Montgomery multiplication using two threads running in parallel performing identical arithmetic steps. Hence, this algorithm runs efficiently when using 2-way SIMD vector instructions as frequently found on modern computer architectures. For illustrative purposes we assume a radix-2 32 system, but this can be adjusted accordingly to any other radix system. Note that for efficiency considerations the choice of the radix system depends on the vector instructions available. Algorithm 2 on page 5 outlines the interleaved Montgomery multiplication algorithm and computes two 1 × n → (n + 1) computer word multiplications, namely a i B and qN, and a single 1 × 1 → 1 computer word multiplication (µC mod 2 32 ) every iteration. Unfortunately, these three multiplications depend on each other and therefore can not be computed in parallel. Every iteration computes (see Algorithm 2)
2. q ← µC mod 2 32 3. C ← (C + qN)/2 32 In order to reduce latency, we would like to compute the two 1 × n → (n + 1) word multiplications in parallel using vector instructions. This can be achieved by removing the dependency between these two multi-word multiplications by computing the value of q first. The first word c 0 of C = n−1 i=0 c i 2 32i is computed twice: once for the computation of q (in µC mod 2 32 ) and then again in the parallel computation of C + a i B. This is a relatively minor penalty of one additional one-word multiplication and addition per iteration to make these two multi-word multiplications independent of each other. This means an iteration i can be computed as
and the 1 × n → (n + 1) word multiplications in steps 2 and 3 (a i B and qN) can be computed in parallel using, for instance, 2-way SIMD vector instructions.
In order to rewrite the remaining operations, besides the multiplication, the authors of [17] suggest inverting the sign of the Montgomery constant µ, i.e., instead of using −N −1 mod 2 32 use µ = N −1 mod 2 32 . When computing the Montgomery product C = AB2 −32n mod N, one can compute D (which contains the sum of the products a i B) and E (which contains the sum of the products qN), separately and in parallel using the same arithmetic operations. Due to the modified choice of the Montgomery constant µ we have C = D − E ≡ AB2 −32n (mod M), where 0 ≤ D, E < N: the maximum values of both D and E fit in an n-word integer. This approach is presented in Algorithm 4 on the next page.
At the start of every iteration in the for-loop iterating with j, the two separate computational streams running in parallel need to communicate information to compute the value of q. More precisely, this requires the knowledge of both d 0 and e 0 , the least significant words of D and E respectively. Once the values of both d 0 and e 0 are known to one of the computational streams, the updated value of q can be computed as
Except for this communication cost between the two streams, to compute the value of q, all arithmetic computations performed by computation 1 and computation 2 in the outer for-loop are identical but work on different data. This makes this approach suitable for computation using 2-way 32-bit SIMD vector instructions. This technique benefits from 2-way SIMD 32 × 32 → 64-bit multiplication and matches exactly the 128-bit wide vector instructions as present in many modern computer Algorithm 4 A parallel radix-2 32 interleaved Montgomery multiplication algorithm. Except for the computation of q, the arithmetic steps in the outer for-loop, performed by computation 1 and computation 2, are identical. This approach is suitable for 32-bit 2-way SIMD vector instruction units.
Input:
end for end for d n−1 ← t 0 e n−1 ← t 1 end for end for
architectures. By changing the radix used in Algorithm 4, larger or smaller vector instructions can be supported. Note that as opposed to a conditional subtraction in Algorithm 1 on page 4 and Algorithm 2 on page 5, Algorithm 4 computes a conditional addition because of the inverted sign of the precomputed Montgomery constant µ. This condition is based on the fact that if D − E is negative (produces a borrow), then the modulus is added to make the result positive.
Expected performance
We follow the analysis of the expected performance from [17] , which just considers execution time. The idea is to perform an analysis of the number of arithmetic instructions as an indicator of the expected performance when using a 2-way SIMD implementation instead of a regular (non-SIMD) implementation for the classical ALU. We assume the 2-way SIMD implementation works on pairs of 32-bit words in parallel and has access to a 2-way SIMD 32 × 32 → 64-bit multiplication instruction. A comparison to a regular implementation is not straightforward since the word-size can be different, the platform might be able to compute multiple instructions in parallel (on different ALUs) and the number of instructions per arithmetic operation might differ. This is why we present Table 1 : A simplified comparison, only stating the number of word-level instructions required, to compute the Montgomery multiplication when using a 32n-bit modulus for a positive even integer n. Two approaches are shown, a sequential one on the classical ALU (Algorithm 2 on page 5) and a parallel one using 2-way SIMD instructions (performing two operations in parallel, cf. Algorithm 4 on the previous page).
Instruction
Classical 2-way SIMD 32-bit 64-bit 32-bit
a simplified comparison based on the number of arithmetic operations when computing Montgomery multiplication using a 32n-bit modulus for a positive even integer n. We denote by muladd w (e, a, b, c) and muladdadd w (e, a, b, c, d) the computation of e = ab + c and e = ab + c + d, respectively, for 0 ≤ a, b, c, d < 2 w (and thus 0 ≤ e < 2 2w ). These are basic operations on a computer architecture which works on w-bit words. Some platforms have these operations as a single instruction (e.g., on some ARM architectures) while others implement this using separate multiplication and addition instructions (as on the x86 platform). Furthermore, let shortmul w (e, a, b) denote e = ab mod 2 w : this w × w → w-bit multiplication only computes the least significant w bits of the result and is faster than computing a full double-word product on most modern computer platforms. Table 1 summarizes the expected performance of Algorithm 2 on page 5 and Algorithm 4 on the preceding page in terms of arithmetic operations only. The shifting and masking operations are omitted for simplicity as well as the operations required to compute the final conditional subtraction or addition. When just taking the muladd and muladdadd instructions into account it becomes clear from Table 1 that the SIMD approach uses exactly half the number of instructions compared to the 32-bit classical implementation and almost twice as many operations compared to the classical 64-bit implementations. However, the SIMD approach requires more operations to compute the value of q every iteration and has various other overheads (e.g., inserting and extracting values from the large vector registers). Hence, when assuming that all the characteristics of the SIMD and classical (non-SIMD) instructions are identical, which is most likely not the case on most platforms, then we expect Algorithm 4 running on a 2-way 32-bit SIMD unit to outperform a classical 32-bit implementation using Algorithm 2 by at most a factor of two while being roughly half as fast as a classical 64-bit implementation.
A column-wise SIMD approach
A different approach, suitable for computing Montgomery multiplication on architectures supporting 4-way SIMD instructions is outlined by the first chapter author and Kaihara in [13] . This approach is particularly efficient on the Cell Broadband Engine (see a brief introduction to this architecture below), since it was designed for usage on this platform, but can be used on any platform supporting the SIMD instructions used in this approach. This approach differs from the one described in the previous section in that it uses the SIMD instructions to compute the multi-precision arithmetic in parallel, so it works on a lower level, while the approach from Section 4.1 above computes the arithmetic operations itself sequentially but divides the work into two steps which can be computed concurrently.
The Cell broadband engine
The Cell Broadband Engine (cf. the introductions given by Hofstee [41] and Gschwind [34] ), denoted by "Cell" and jointly developed by Sony, Toshiba, and IBM, is a powerful heterogeneous multiprocessor which was released in 2005. The Cell contains a Power Processing Element, a dual-threaded Power architecture-based 64-bit processor with access to a 128-bit AltiVec/VMX single instruction, multiple data (SIMD) unit (which is not considered in this chapter). Its main processing power, however, comes from eight Synergistic Processing Elements (SPEs). For an introduction to the circuit design see the work by Takahashi et al. [73] . Each SPE consists of a Synergistic Processing Unit (SPU), 256 KB of private memory called Local Store (LS), and a Memory Flow Controller (MFC). To avoid the complexity of sending explicit direct memory access requests to the MFC, all code and data must fit within the LS.
Each SPU runs independently from the others at 3.192GHz and is equipped with a large register file containing 128 registers of 128 bits each. Most SPU instructions work on 128-bit operands denoted as quadwords. The instruction set is partitioned into two sets: one set consists of (mainly) 4-and 8-way SIMD arithmetic instructions on 32-bit and 16-bit operands respectively, while the other set consists of instructions operating on the whole quadword (including the load and store instructions) in a single instruction, single data (SISD) manner. The SPU is an asymmetric processor; each of these two sets of instructions is executed in a separate pipeline, denoted by the even and odd pipeline for the SIMD and SISD instructions, respectively. For instance, the {4, 8}-way SIMD left-rotate instruction is an even instruction, while the instruction left-rotating the full quadword is dispatched into the odd pipeline. When dependencies are avoided, a single pair consisting of one odd and one even instruction can be dispatched every clock cycle.
One of the first applications of the Cell processor was to serve as the brain of Sony's PlayStation 3 game console. Due to the wide-spread availability of this game console and the fact that one could install and run one's own software this platform has been used to accelerate cryptographic operations [27, 26, 23, 57, 18, 9] as well as cryptanalytic algorithms [69, 16, 14] .
Montgomery multiplication on the Cell broadband engine
In this section we outline the approach presented by the first author of this chapter and Kaihara tailored towards the instruction set of the Cell Broadband Engine. Most notably, the presented techniques rely on an efficient 4-way SIMD instruction to multiply two 16-bit integers and add another 16-bit integer to the 32-bit result, and a large register file. Therefore, the approach described here uses a radix r = 2 16 to divide the large numbers into words that match the input sizes of the 4-SIMD multipliers of the Cell. This can easily be adapted to any other radix size for different platforms with different SIMD instructions.
The idea is to represent integers X in a radix-2 16 system, i.e., X = n i=0 x i 2 16i where 0 ≤ x i < 2 16 . However, in order to use the 4-way SIMD instructions of this platform efficiently these 16-bit digits x i are stored in a 32-bit datatype. The usage of this 32-bit space is to ensure that intermediate values of the form ab + c do not produce any carries since when 0 ≤ a, b, c < 2 16 then 0 ≤ ab + c < 2 32 . Hence, given an odd 16n-bit modulus N, then a Montgomery residue X, such that 0 ≤ X < 2N < 2 16(n+1) , is represented using s = vectors of 128 bits. Note that this representation uses roughly twice the number of bits when compared to storing it in a "normal" radix-representation. The single additional 128-bit vectors X j on the SPE architecture.
16-bit word is required because the intermediate accumulating result of Montgomery multiplication can be almost as large as 2N (see page 9 in Section 2.4). The 16-bit digits x i are placed column-wise in the four 32-bit datatypes of the 128-bit vectors. This representation is illustrated in Figure 1 . The four 32-bit parts of the j-th 128-bit vector X j are denoted by
Each of the (n + 1) 16-bit words x i of X is stored in the most significant 16 bits of X i mod s [ i s ]. The motivation for using this column-wise representation is that a division by 2 16 can be computed efficiently: simply move the digits in vector X 0 "one position to the right", which in practice means a logical 32-bit right shift, and relabeling of the indices such that X j becomes X j−1 , for 1 ≤ j < s−1 and the modified vector X 0 becomes the new X s−1 . Algorithm 5 on the next page computes Montgomery multiplication using such a 4-way column-wise SIMD representation.
In each iteration, the indices of the vectors that contain the accumulating partial product U change cyclically among the s registers. In Algorithm 5, each 16 The temporary vector V stores the replicated values of u 0 in the least significant 16-bit words. This u 0 refers to the least significant 16-bit word of the updated value of U, where U = n j=0 u j 2 16 j and is stored as s vectors of 128-bit U i mod s , U i+1 mod s , . . . , U i+n mod s (where i refers to the index of the main loop). The vector Q is computed as an element-wise logical left shift by 16 bits of the 4-SIMD product of vectors V and µ.
The propagation of the higher 16-bit carries of U (i+ j) mod s as stated in lines 10 and 18 of Algorithm 5 consists of extracting the higher 16-bit words of these vectors and placing them into the lower U j = 0 3: end for 4: for i = 0 to n do
5:
/* lines 6-9 compute U = y i X + U */ 6:
for j = 0 to s − 1 do 8:
end for
10:
Carry propagation on U (i+ j) mod s for j = 0, . . . , s − 1 (see text)
11:
/* lines 12-13 compute Q = µV mod 2 16 */ 12:
/* lines 15-17 compute U = NQ + U */ 15: for j = 0 to s − 1 do
16:
U (i+ j) mod s = muladd(N j , Q, U (i+ j) mod s ) 17: end for
18:
Carry propagation on U (i+ j) mod s for j = 0, . . . , s − 1 (see text) Z j = U (n+ j+1) mod s 25: end for 16-bit positions of temporary vectors. These vectors are then added to the "next" vector U (i+ j+1) mod s correspondingly. The operation is carried out for the vectors with indices j ∈ {0, 1, . . . , s − 2}. For j = s − 1, the last index, the temporary vector that contains the words is logically shifted 32 bits to the left and added to the vector U i mod s . Similarly, the carry propagation of the higher words of U (i+ j) mod s in line 22 of Algorithm 5 is performed with 16-bit word extraction and addition, but requires a sequential parsing over the (n + 1) 16-bit words.
Hence, the approach outlined in Algorithm 5 computes Montgomery multiplication by computing the multi-word multiplications using SIMD instructions and representing the integers using a columnwise approach (see Figure 1 on the preceding page). This approach comes at the cost that a single 16n-bit integer is represented by 128 n+1 4 bits: requiring slightly over twice the amount of storage.
Note, however, that an implementation of this technique outperforms the native multi-precision bignumber library on the Cell processor by a factor of about 2.5, as summarized in [13] .
Montgomery multiplication using the residue number system representation
The residue number system (RNS) as introduced by Garner [31] and Merrill [53] is an approach, based on the Chinese remainder theorem, to represent an integer as a number of residues modulo smaller (coprime) integers. The advantage of RNS is that additions, subtractions and multiplication can be performed independently and concurrently on these smaller residues. Given an RNS basis β n = {r 1 , r 2 , . . . , r n }, where gcd(r i , r j ) = 1 for i j, the RNS modulus is defined as R = n i=1 r i . Given an integer x ∈ Z/RZ and the RNS basis β n , this integer x is represented as an n-tuple x = (x 1 , x 2 , . . . , x n ) where x i = x mod r i for 1 ≤ i ≤ n. In order to convert an n-tuple back to its integer value one can apply the Chinese remainder theorem (CRT)
Modular multiplication using Montgomery multiplication in the RNS setting has been studied, for instance, by Posch and Posch in [61] and by Bajard, Didier, and Kornerup in [4] and subsequent work. In this section we outline how to achieve this. First note for the application in which we are interested, we can not use the modulus N as the RNS modulus since N is either prime (in the setting of elliptic curve cryptography) or a product of two large primes (when using RSA). When computing the Montgomery reduction one has to perform arithmetic modulo the Montgomery radix. One possible approach is to use the RNS modulus R = n i=1 r i as the Montgomery radix. This has the advantage that whenever one computes with integers represented in this residue number system they are reduced modulo R implicitly. However, since we are performing arithmetic in the ring Z/RZ this means that division by R, as required in the Montgomery reduction, is not well-defined.
One way this problem can be circumvented is by introducing an auxiliary basis β n = {r 1 , r 2 , . . . , r n } with auxiliary RNS modulus R = n i=1 r i such that gcd(R , R) = gcd(R, N) = gcd(R , N) = 1 (and both R and R are larger than 4N). The idea is to convert the intermediate result represented in β n to the auxiliary basis β n and perform the division by R here (since R and R are coprime this inverse exists).
The concept of base-extension, converting the representation from one base to another, is by Szabo and Tanaka in [71] (but see also the work by Gregory and Matula in [33] ). Methods are either based on the CRT as used by Shenoy and Kumaresan [67] , Posch and Posch [60] , and Kawamura, Koike, Sano, and Shimbo [46] or on an intermediate representation denoted by a mixed radix system as presented in Szabo and Tanaka in [71] . Carefully selected RNS bases can significantly impact the performance in practice as shown by Bajard, Kaihara, and Plantard in [3] and Bigou and Tisserand in [8] . Another RNS approach is presented by Phillips, Kong, and Lim [59] .
With these two RNS bases defined we can compute the Montgomery product modulo N. Let R = n i=1 r i and R = n i=1 r i be the two RNS moduli for RNS basis β n and β n respectively. The representations of N in β n and β n are denoted by N and N . Let A, B ∈ Z/NZ be represented in both RNS bases: β n ( a and b) and β n ( a and b ). Then we can compute the Montgomery product in both these RNS bases using the following steps. 3. Convert q in basis β n to q in basis β n (for instance using Equation (7)). 5. Convert c in basis β n to c in basis β n (for instance using Equation (7)).
After step 5 we have c = {c 1 , c 2 , . . . , c n } and c = {c 1 , c 2 , . . . , c n } such that c i ≡ abR −1 mod N mod r i and c i ≡ abR −1 mod N mod r i .
This approach has been used to implement asymmetric cryptography on highly parallel computer architectures like graphics processing units (e.g., as in [5, 56, 72, 38, 2] ). The results presented in these papers show that when multiple Montgomery multiplications are computed concurrently using RNS the latency can be reduced significantly while the throughput is increased (compared to computation on a multi-core CPU) when computing with thousands of threads on the hundreds of cores on a graphics processing unit. This highlights the potential of using graphics cards as cryptographic accelerators when large batches of work require processing (and a low latency is required). The process is illustrated in the example below.
Let A = 42, B = 17 and N = 67. In this example we show how to compute the Montgomery product ABR −1 mod N using a residue number system. Let us first define the two coprime RNS bases β 3 = {3, 7, 13} with RNS modulus R = 3 · 7 · 13 = 273, β 3 = {5, 11, 17} with RNS modulus R = 5 · 11 · 17 = 935, such that both RNS moduli are larger than 4N. Recall that R plays the role of both the RNS modulus as well as of the Montgomery radix. First, we need to represent the inputs A and B in both RNS bases: A = 42 is represented as Change the representation of q: convert q = {0, 0, 7}, which is represented in basis β 3 , to q which is represented in basis β 3 . This can be done by first converting q back to its integer representation following Equation (7) 
